

 免费电子书

学习

# system-verilog

Free unaffiliated eBook created from  
**Stack Overflow contributors.**

#system-  
verilog

.....	1
<b>1: system-verilog</b> .....	<b>2</b>
.....	2
.....	2
Examples.....	2
.....	2
.....	2
.....	4

---

You can share this PDF with anyone you feel could benefit from it, downloaded the latest version from: [system-verilog](#)

It is an unofficial and free system-verilog ebook created for educational purposes. All the content is extracted from [Stack Overflow Documentation](#), which is written by many hardworking individuals at Stack Overflow. It is neither affiliated with Stack Overflow nor official system-verilog.

The content is released under Creative Commons BY-SA, and the list of contributors to each chapter are provided in the credits section at the end of this book. Images may be copyright of their respective owners unless otherwise specified. All trademarks and registered trademarks are the property of their respective company owners.

Use the content presented in this book at your own risk; it is not guaranteed to be correct nor accurate, please send your feedback and corrections to [info@zzzprojects.com](mailto:info@zzzprojects.com)

---

# 1: system-verilog

SystemVerilog Verilog。 Accellera Verilog IEEE Std 1364-2001 SystemVerilog 2005 IEEE。 2009 IEEE Verilog IEEE 1364 SystemVerilog IEEE 1800。 SystemVerilog FPGA ASIC。 SystemVerilog HDL。

## SystemVerilog 3

- RTL。
- ◦ OVM VMM UVM
- ◦

SystemVerilog IEEE Std 1800-2012	2013-2-21
SystemVerilog IEEE Std 1800-2009	2009-12-11
SystemVerilog IEEE Std 1800-2005	2005-11-22

## Examples

### SystemVerilog。 EDA

- Cadence Incisive
- Mentor Graphics QuestaSim
- Synopsys VCS

### EDA

- Aldec Riviera-PRO
- Xilinx Vivado

### LRM

- Verilator

```
// File 'test.sv'  
  
// Top module that gets instantiated automatically when simulation is started  
module test;  
  
    // Thread gets started at the beginning of the simulation  
    initial begin  
  
        // Call to system task to print output in simulator console  
        $display("Hello world!");  
    end  
endmodule
```

```
end  
endmodule
```

## Cadence Incrative

```
irun test.sv
```

**system-verilog** <https://riptutorial.com/zh-CN/system-verilog/topic/2829/system-verilog>

---

S. No		Contributors
1	system-verilog	<a href="#">AndresM</a> , <a href="#">Community</a> , <a href="#">Greg</a> , <a href="#">Qiu</a> , <a href="#">ScottJ</a> , <a href="#">Tudor Timi</a>