In order to compile and run SystemVerilog code a tool called a simulator is needed. Most commonly, commercial tools from one of the Big Three EDA companies is used:
Other EDA vendors also provide simulators:
Free and open source tools also exist, that support different subsets of the LRM: