verilog Synthesis vs Simulation mismatch Sensitivity list
Example
wire a;
wire b;
reg q;
always @(a) // b missing from sensativity list
q = a & b; // In simulation q will change only when a changes
In hardware, q will change whenever a or b changes.
