verilogSynthesis vs Simulation mismatch


Introduction