verilog Synthesis vs Simulation mismatch


Introduction