verilogProcedural Blocks


Syntax

  • always @ (posedge clk) begin /* statements */ end
  • always @ (negedge clk) begin /* statements */ end
  • always @ (posedge clk or posedge reset) // may synthesize less efficiently than synchronous reset