VHDL types can be unresolved or resolved. The bit type declared by the std.standard package, for instance, is unresolved while the std_logic type declared by the ieee.std_logic_1164 package is resolved.
A signal which type is unresolved cannot be driven (assigned) by more than one VHDL process whil...