vhdlStatic Timing Analysis - what does it mean when a design fails timing?